# Quest(-V): A Secure and Predictable System for Smart IoT Devices

#### Richard West richwest@cs.bu.edu





**Computer Science** 







# Emerging "Smart" Devices Need an OS



# **Recap: Quest-V Separation Kernel**



Exploit VT-x/EPT capabilities on Intel multicore processors for efficient sandboxing



- Temporal isolation between VCPUs
- Guarantee budget C every T cycles (or time units)
- I/O VCPUs use simpler bandwidth preservation scheme
  - Reduces timer reprogramming overheads for short-lived interrupts

# **Proposed Work**

- Implement and study Quest(-V) on Intel SBCs
- Port of Quest to Intel Galileo
   [Done]
- Port of Quest(-V) to Intel Edison and Minnowboard Max [Quest is working]
- Qduino API
   [Version 1 complete]
  - Now working on QduinoMC [In progress]
- IoT "smart" devices/apps: 3D printing / manufacturing, robotics, secure home automation, UAVs, etc [In progress]

### **Smart Devices**

#### Dumb device?

- Requires remote inputs to function
- No autonomy

#### • Smart device?

 Ability to make own decisions, at least partly, based on sensory inputs that determine the state of the environment and the device itself

#### • e.g., Smart 3D printer

- Spool requests via webserver
- High level (STL file) requests rather than g-codes
- Local slicer engine & g-code parser
- Local verifier for "correctness" of requests
- Possible communication/coordination with other smart devices

# Developments 1/2

- Built 3D printer controller circuit using:
  - MinnowMax/Turbot
  - RAMPS 1.4
  - ADS7828 I2C Analog-to-Digital Converter
  - 4 x 4988 Pololu Stepper Motor drivers
  - PNP/NPN transistors, resistors etc for level shifting
- Tested on a Printrbot Simple Metal
  - See: www.cs.bu.edu/fac/richwest/smartprint3d.php

# Developments 2/2

- Ported Marlin 3D printer firmware to Yocto Linux
  - Used Intel IoT devkit libmraa library to interface w/
     I2C ADC and GPIOs via sysfs
- Ported Quest to MinnowMax and Turbot
  - Developed test scenarios for 3D print objects
  - Details to follow
- Papers
  - Qduino RTSS'15
  - Quest-V ACM TOCS

# Marlin on Arduino

- One loop and two timer interrupt handlers
  - Loop: read G-code commands, translate them to motor movements and fan/heater operations
  - A high frequency, sporadic timer interrupt to drive motors (**up to 10 Khz**)
    - · Trapezoidal speed control
  - A low frequency, periodic timer interrupt to read extruder temperature (**1 KHz**)

# **Real-Time Challenges**

- Nanosleep timing for stepper motor control
- Matching extrusion rate with bed motion

• Let:

- B = gear pitch (e.g., 2mm for GT2 pulley)
- C = gear tooth count (e.g., 20)
- S = stepper motor steps per revolution (e.g., 200)
- $\alpha$  = microstepping (e.g., 16 for 4988 driver)
- V = feedrate in given axis (e.g., 125mm/s)
- GPIO stepper pulse frequency, F:
  - F = (V \* S \*  $\alpha$ ) / (B \* C) = 10kHz using above params
  - Requires 100 microsecond pulse timing
  - Won't work with Linux scheduling accuracy!

# Marlin on Linux/MinnowBoard Max

- Ported Marlin to a Linux program
  - Replaced hardware timer interrupts with high resolution software timers
    - $\cdot$  Linux hrtimer-based nanosleep
  - Replaced architecture-dependent I/O operations with mraa library functions

- Cons: approach fails to utilize underlying hardware parallelism

# Marlin on Linux



# Quest on MinnowBoard Max

•Ported Quest to MinnowBoard Max

- Added I2C Driver
- Added GPIO Driver
- Updated ACPI firmware to latest version
- Implemented partial mraa library on Quest
  - I2C Module (read/write bytes on I2C bus)
  - GPIO Module (get/set value+direction of GPIOs)
- Qduino Framework

### Marlin on Quest/MinnowMax

- Three Qduino loops
  - Loop 1: command reading and path planning
    - $\cdot$  Calculate & buffer steps+direction along each axis
  - Loop 2: motor driving
    - $\cdot\,$  Smallest period and largest CPU utilization
  - Loop 3: temperature reading & adjustment
    - $\cdot$  Largest period and smallest utilization

#### Marlin on Quest/MinnowMax



# Qduino

- **Qduino** Enhanced Arduino API for Quest
  - Parallel and predictable loop execution
  - Real-time communication b/w loops
  - Predictable and efficient interrupt management
  - Real-time event delivery
  - Backward compatible with Arduino API
  - Simplifies multithreaded real-time programming

#### Interleaved Sketches

// Sketch 1: toggle GPIO pin 9 // every 2s int val9 = 0;	//Sketch 2: toggle pin 10 every 3s int val10 = 0;
void <b>setup()</b> { pinMode(9, OUTPUT); }	void <b>setup()</b> { pinMode(10, OUTPUT); }
<pre>void loop() {     val9 = !val9; //flip the output value     digitalWrite(9, val9);     delay(2000); //delay 2s }</pre>	<pre>void loop() {     val10 = !val10; //flip the output value     digitalWrite(10, val10);     delay(3000); //delay 3s }</pre>

How do you merge the sketches and keep the correct delays?

#### Interleaved Sketches

- Do scheduling by hand
- Inefficient
- Hard to scale

```
int val9, val10 = 0;
int next flip9, next flip10 = 0;
void setup() {
    pinMode(9, OUTPUT);
    pinMode(10, OUTPUT);
void loop() {
    if (millis() >= next_flip9) {
         val9 = !val9; //flip the output value
         digitalWrite(9, val9);
         next_flip9 += 2000;
    if (millis() >= next_flip10) {
         val10 = !val10; //flip the output value
         digitalWrite(10, val10);
         next_flip10 += 3000;
    }
```

### **Qduino Multi-threaded Sketch**

```
int val9, val10 = 0;
int C = 500, T = 1000;
void setup() {
    pinMode(9, OUTPUT);
    pinMode(10, OUTPUT);
void loop(1, C, T) {
    val9 = !val9; // flip the output value
    digitalWrite(9, val9);
    delay(2000);
void loop(2, C, T) {
    val10 = !val10; // flip the output value
    digitalWrite(10, val10);
    delay(3000);
```

# **Qduino Organization**



# **Qduino New APIs**

Function Signatures	Category
<ul> <li>loop(loop_id, C, T)</li> </ul>	Structure
<ul> <li>interruptsVcpu(C,T) ← I/O VCPU</li> <li>attachInterruptVcpu(pin,ISR,mode,C,T) ← Main VCPU</li> </ul>	Interrupt
<ul> <li>spinlockInit(lock)</li> <li>spinlockLock(lock)</li> <li>spinlockUnlock(lock)</li> </ul>	Spinlock
<ul><li> channelWrite(channel,item)</li><li> item channelRead(channel)</li></ul>	Four-slot
<ul> <li>ringbufInit(buffer,size)</li> <li>ringbufWrite(buffer,item)</li> <li>ringbufRead(buffer,item)</li> </ul>	Ring buffer

### **Qduino Event Handling**



#### **Qduino Temporal Isolation**



- Foreground loop increments counter during loop period
- 2-4 background loops act as potential interference, consuming remaining CPU capacity
- No temporal isolation or timing guarantees w/ Linux

# **Qduino Rover**

- Autonomous Vehicle
  - Collision avoidance using ultrasonic sensor
- Two tasks:
  - A sensing task detects distance to an obstacle delay(200)
  - An actuation task controls the motors delay(100)



# **Rover Performance**

- Measure the time interval between two consecutive calls to the motor actuation code
  - Clanton Linux single loop
    - delay from both sensing and actuation task
  - Qduino multi-loop
    - No delay from sensing loop
    - No delay from sensor timeout
  - The shorter the worst case time interval, the faster the vehicle can drive



#### RacerX Autonomous Vehicle



#### **Edison 3D Printer Controller**



#### MinnowMax 3D Printer Controller



#### MinnowMax 3D Printer Controller



# **Future Directions**

#### • QduinoMC

- API support to map loops to cores
- Load balancing via MARACAS [RTSS'16] framework
- Pub/sub communications between Quest-V sandboxes
  - e.g., Linux ↔ Quest

#### • QROS

 Legacy Linux ROS nodes communicate w/ timecritical Quest services

# **Future Directions**

- Smart Devices / Apps
  - Use Intel SBCs/SoCs (Up board, Edison, MinnowMax, Celeron Braswell, Skylake U, Kaby/Apollo Lake NUCs)
  - Energy + CPU + GPU + latency-sensitive I/O requirements
  - RacerX autonomous rover
  - Smart drones
    - Configurable mission objectives (indoor / outdoor)
    - Search & rescue, surveillance, package delivery, SLAM, target tracking
    - Real-time adaptive control (e.g. in windy conditions)
  - Biokinematic / body sensor network (Edison/Curie)

# **Future Directions**

- Quest-V on Edison, MinnowMax, Up board, other Intel SBCs/SoCs
  - Mixed-criticality: Linux + Quest
  - Mixed-criticality scheduling (ECRTS'16)
  - TMR fault tolerance using replicated sandboxes

### MARACAS Framework

- Quest memory+cache-aware scheduling framework
  - Supports VCPU load balancing to share background cycles across cores
    - Background cycles: 1-C/T
    - Uses h/w perf counters to identify bus congestion
    - Congestion? Throttle select cores with available background cycles
    - Reduces memory/bus congestion while guaranteeing VCPU foreground timing requirements

#### MARACAS Framework

- Avg memory request latency = Occupancy / Requests
- Occupancy = UNC\_ARB\_TRK\_OCCUPANCY.ALL
  - Cycles weighted by queued memory requests
- Requests = UNC\_ARB\_TRK\_REQUEST.ALL
  - # of requests to memory controller request queue
- If latency exceeds threshold apply weighted throttling to cores
- Use COLORIS [PACT'14] dynamic page coloring for cache isolation

#### Lessons Learned

- Intel SBCs for "smart" devices
  - Multiple cores (good for multi-tasking)
  - VT-x capabilities for security/isolation/fault tolerance
  - GPIOs for interfacing sensors + actuators
  - PWMs for motor & servo control
  - Serial interfaces for device communication
  - Shared caches + memory bus affects temporal isolation (not good for real-time!)
    - ARINC 653 requires space-time isolation b/w cores

# Wish List 1/2

- Intel SBCs for "smart" devices
  - Temporal isolation b/w cores
    - TI ARM PRU-like features for dedicated core(s)
    - Quark offers something close on the Edison
    - Support for cache + bus isolation (way partitioning, page coloring, TDMA bus management?)
  - Better GPU support
    - Needed for vision+AI+deep learning tasks
    - Georgia Tech AutoRally vehicle uses Mini-ITX + Nvidia GTX 750 Ti PCIe card, which is too power-hungry and heavy
  - Low-wattage "PC" with GPIOs, serial buses, GPU ala Nvidia Jetson (but better!)
    - e.g., "smart" drone has energy and weight restrictions

# Wish List 2/2

- Intel SBCs for "smart" devices
  - Simplified VT-x support
    - Basic memory partitioning b/w sandboxes (no EPT walking)
    - Like segmentation with simplified VMCS
    - Simplified IOMMU w/ DMA to sandbox physical offset address
  - Tagged memory for confidentiality + integrity on secure information flows between sandboxes
  - H/W-assisted port-based I/O interposition
    - To prevent sandbox discovery/access to unauthorized devices



# ? || /\* \*/



#### Goals

- Develop high-confidence (embedded) systems

   Mixed criticalities: timeliness and safety
  - Predictable
  - Secure
  - Safe / Fault tolerant
  - Efficient



# **Target Applications**

- Healthcare
- Avionics
- Automotive
- Factory automation
- Robotics
- Space exploration
- Internet-of-Things (IoT)
- Industry 4.0 smart factories
- Smart drones, other devices





# Internet of Things

- Number of Internet-connected devices
  - > 12.5 billion in 2010
- World population > 7 billion (2015)
- Cisco predicts 50 billion Internet devices by

2020

- Challenges:
  - Secure management of data
  - Reliable + predictable data processing & exchange
  - Device interoperability

# Background: Quest Real-Time OS

- Initially a "small" RTOS
- ~30KB ROM image for uniprocessor version
- Page-based address spaces
- Threads
- Dual-mode kernel-user separation
- Real-time Virtual CPU (VCPU) Scheduling
- Later SMP support
- LAPIC timing



# From Quest to Quest-V

- Quest-V for multi-/many-core processors
  - Distributed system on a chip
  - Time as a first-class resource
    - Cycle-accurate time accountability
  - Separate **sandbox** kernels for system components
  - Memory isolation using h/w-assisted memory virtualization
  - Also CPU, I/O, cache partitioning
- Focus on **safety**, **efficiency**, **predictability** + **security**

# **Related Work**

- Existing virtualized solutions for resource partitioning
  - Wind River Hypervisor, XtratuM, PikeOS,

Mentor Graphics Hypervisor

- Xen, Oracle PDOMs, IBM LPARs
- Muen, (Siemens) Jailhouse

# SS Scheduling

- Model periodic tasks
  - Each SS has a pair (C,T) s.t. a server is guaranteed C CPU cycles every period of T cycles when runnable
    - Guarantee applied at *foreground* priority
    - *background* priority when budget depleted
  - Rate-Monotonic Scheduling theory applies

# **PIBS Scheduling**

- IO VCPUs have utilization factor,  $U_{V,IO}$
- IO VCPUs inherit priorities of tasks (or Main VCPUs) associated with IO events
  - Currently, priorities are *f*(T) for corresponding
     Main VCPU
  - IO VCPU budget is limited to:
  - $T_{V,main}^* U_{V,IO}$  for period  $T_{V,main}$

# **PIBS Scheduling**

• IO VCPUs have *eligibility* times, when they can execute

• 
$$t_e = t + C_{actual} / U_{V,IO}$$

- -t = start of latest execution
- -t >= previous eligibility time

# **Example SS-Only Schedule**



#### Example SS+PIBS Schedule



# **Utilization Bound Test**

- Sandbox with 1 PCPU, n Main VCPUs, and m I/O VCPUs
  - Ci = Budget Capacity of Vi
  - Ti = Replenishment Period of Vi
  - Main VCPU, Vi
  - Uj = Utilization factor for I/O VCPU, Vj

$$\sum_{i=0}^{n-1} \frac{Ci}{Ti} + \sum_{j=0}^{m-1} (2 - Uj) \cdot Uj \le n \cdot (\sqrt[n]{2} - 1)$$

# **Cache Partitioning**

- Shared caches controlled using color-aware memory allocator [COLORIS PACT'14]
- Cache occupancy prediction based on h/w performance counters
  - $E' = E + (1-E/C) * m_1 E/C * m_0$
  - Enhanced with hits + misses
     [Book Chapter, OSR'11, PACT'10]
  - 5 patents (3 awarded so far) w/ VMware