

6
5
0
0

NUMBER OF BYTES		2	2	2	3	3	3	2	2	2	1	3	CONDITION CODES
INSTRUCTIONS	AM	IMM	Z.PAGE	Z.PAGE,X	ABS	ABS, X	ABS, Y	(IND,X)	(IND,Y)	Z.PAGE,Y	ACCUM.	INDIRECT	N Z C I D V
MNEMONIC	OPERATION	OP	cy	OP	cy	OP	cy	OP	cy	OP	cy	OP	cy
LDA	A \leftarrow M	A9	2	A5	3	B5	4	AD	4	BD	4	B9	4
STA	A \rightarrow M		2	85	3	95	4	8D	4	9D	5	99	5
LDX	X \leftarrow M	A2	2	A6	3			AE	4			BE	4
STX	X \rightarrow M		2	86	3			8E	4			96	4
LDY	Y \leftarrow M	AO	2	A4	3	B4	4	AC	4	BC	4		
STY	Y \rightarrow M		2	84	3	94	4	8C	4				
AND	A \leftarrow A \wedge M	29	2	25	3	35	4	2D	4	3D	4	39	4
ORA	A \leftarrow A \vee M	O9	2	05	3	15	4	OD	4	1D	4	19	4
EOR	A \leftarrow A \sim M	49	2	45	3	55	4	4D	4	5D	4	59	4
BIT	A \wedge M		2	24	3			2C	4				
CMP	A \sim M	C9	2	C5	3	D5	4	CD	4	DD	4	D9	4
CPX	X \sim M	EO	2	E4	3			EC	4				
CPY	Y \sim M	CO	2	C4	3			CC	4				
ADC	A, C \leftarrow A + M + C	69	2	65	3	75	4	6D	4	7D	4	79	4
SBC	A, C \leftarrow A - M - C	E9	2	E5	3	F5	4	ED	4	FD	4	F9	4
ASL	\ll			06	5	16	6	OE	6	1E	7		
LSR	\gg			46	5	56	6	4E	6	5E	7		
ROL	\ll			26	5	36	6	2E	6	3E	7		
ROR	\gg			66	5	76	6	6E	6	7E	7		
INC	M+1 \rightarrow M			E6	5	F6	6	EE	6	FE	7		
DEC	M-1 \rightarrow M			C6	5	D6	6	CE	6	DE	7		
JMP	JUMP TO NEW LOC.							4C	3				
JSR	JUMP SUBROUTINE (see Note 1)							20	6				

(1) ADD 1 TO "Cy" IF PAGE BOUNDARY IS CROSSED ON A LOAD OR LOGICAL.

X INDEX X
Y INDEX Y
A ACCUMULATOR
M MEMORY PER EFFECTIVE ADDRESSV OR
 \neq EXCLUSIVE OR
✓ MODIFIED
-- NOT MODIFIED
M7 MEMORY BIT 7
M6 MEMORY BIT 6
Cy NUMBER OF CYCLES
S STACK POINTER(2) ADD 1 TO "Cy" IF BRANCH OCCURS TO SAME PAGE.
ADD 2 TO "Cy" IF BRANCH OCCURS TO DIFFERENT PAGE.

(3) CARRY NOT = BORROW (-C).

Ms MEMORY PER STACK POINTER

(4) IF IN DECIMAL MODE Z FLAG IS INVALID.

+ ADD
- SUBTRACT
 \wedge AND

NOTE 1: The next executable address is pushed onto the stack and the program counter (PC) is loaded with the next two bytes of the instruction.

		1	2	CONDITION CODES							
INSTRUCTIONS	AM	IMPLIED	REL	CODES							
MNEMONIC	OPERATION	OP	cy	OP	cy	N	Z	C	I	D	V
BRK	BREAK	00	7			--	--	1	--	--	--
RTS	RETURN SUB.	60	6			--	--	--	--	--	--
RTI	RETURN INT.	40	6			--	--	--	--	--	--
PHP	PUSH PROC.	08	3			--	--	--	SAVED	--	--
PLP	PULL PROC.	28	4			--	--	--	RESTORED	--	--
PHA	PUSH ACCUM.	48	3			--	--	--	--	--	--
PLA	PULL ACCUM.	68	4			--	--	--	--	--	--
INX	INC XREG	E8	2			--	--	--	--	--	--
DEX	DEC XREG	CA	2			--	--	--	--	--	--
INY	INC YREG	C8	2			--	--	--	--	--	--
DEY	DEC YREG	88	2			--	--	--	--	--	--
TAX	ACC. TO XREG	AA	2			--	--	--	--	--	--
TXA	XREG TO ACC.	8A	2			--	--	--	--	--	--
TAY	ACC. TO YREG	A8	2			--	--	--	--	--	--
TYA	YREG TO ACC.	98	2			--	--	--	--	--	--
TSX	STACK TO XREG	BA	2			--	--	--	--	--	--
TXS	XREG TO STACK	9A	2			--	--	--	--	--	--
SED	SET DECIMAL	F8	2			--	--	--	1	--	--
CLD	CLEAR DECIMAL	D8	2			--	--	--	0	--	--
SEI	SET INT. INHIBIT	78	2			--	--	--	1	--	--
CLI	CLR INT. INHIBIT	58	2			--	--	--	0	--	--
SEC	SET CARRY	38	2			--	--	--	1	--	--
CLC	CLEAR CARRY	18	2			--	--	--	0	--	--
CLV	CLR OVERFLOW	B8	2			--	--	--	0	--	--
BEQ	BRANCH ON Z = 0					FO	2	--	--	--	--
BNE	BRANCH ON Z = 1					DO	2	--	--	--	--
BMI	BRANCH ON N = 1					30	2	--	--	--	--
BPL	BRANCH ON N = 0					10	2	--	--	--	--
BCC	BRANCH ON C = 0					90	2	--	--	--	--
BCS	BRANCH ON C = 1					BO	2	--	--	--	--
BVC	BRANCH ON V = 0					50	2	--	--	--	--
BVS	BRANCH ON V = 1					70	2	--	--	--	--
NOP	NO OPERATION	EA	2								

MSD	LSD	O	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	MSD
O	BRK	ORA· IND,X					ORA· Z.Page	ASL· Z.Page	PHP	ORA· IMM	ASL· ACC				ORA· ABS	ASL· ABS	O	
1	BPL	ORA· IND,Y					ORA· Z.Page,X	ASL· Z.Page,X	CLC	ORA· ABS,Y				ORA· ABS,X	ASL· ABS,X	1		
2	JSR	AND· IND,X			BIT· Z.Page		AND· Z.Page	ROL· Z.Page	PLP	AND· IMM	ROL· ACC	BIT· ABS	AND· ABS	ROL· ABS	2			
3	BMI	AND· IND,Y					AND· Z.Page,X	ROL· Z.Page,X	SEC	AND· ABS,Y				AND· ABS,X	ROL· ABS,X	3		
4	RTI	EOR· IND,X					EOR· Z.Page	LSR· Z.Page	PHA	EOR· IMM	LSR· ACC	JMP· ABS	EOR· ABS	LSR· ABS	4			
5	BVC	EOR· IND,Y					EOR· Z.Page,X	LSR· Z.Page,X	CLI	EOR· ABS,Y				EOR· ABS,X	LSR· ABS,X	5		
6	RTS	ADC· IND,X					ADC· Z.Page	ROR· Z.Page	PLA	ADC· IMM	ROR· ACC	JMP· IND	ADC· ABS	ROR· ABS	6			
7	BVS	ADC· IND,Y					ADC· Z.Page,X	ROR· Z.Page,X	SEI	ADC· ABS,Y				ADC· ABS,X	ROR· ABS,X	7		
8	BRK	STA· IND,X					STA· Z.Page	STX· Z.Page	DEY		TXA			STY ABS	STA· ABS	STX· ABS	8	
9	BCC	STA· IND,Y					STA· Z.Page,X	STA· Z.Page,X	TYA	STA· ABS,Y	TXS			STA· ABS,X			9	
A	LDY· IMM	LDA· IND,X	LDX IMM				LDY· Z.Page	LDA· Z.Page	LDX· Z.Page	TAY	LDA· IMM	TAX	LDY· ABS	LDA· ABS	LDX· ABS,Y	A		
B	BCS	LDA· IND,Y					LDY· Z.Page,X	LDA· Z.Page,X	CLV	LDA· ABS,Y	TSX			LDY· ABS,X	LDA· ABS,X	LDX· ABS	B	
C	CPY· IMM	CMP· IND,X					CPY· Z.Page	CMP· Z.Page	INY	CMP· IMM	DEX			CPY· ABS	CMP· ABS	DEC· ABS	C	
D	BNE	CMP· IND,Y					CMP· Z.Page,X	DEC· Z.Page,X	CLD	CMP· ABS,Y				CMP· ABS,X	DEC· ABS,X		D	
E	CPX· IMM	SBC· IND,X					CPX· Z.Page	SBC· Z.Page	INC	SBC· IMM	NOP			CPX· ABS	SBC· ABS	INC· ABS	E	
F	BEQ	SBC· IND,Y					SBC· Z.Page,X	INC· Z.Page,X	SED	SBC· ABS,Y				SBC· ABS,X	INC· ABS,X		F	

IMM • Immediate Addressing — The operand is contained in the second byte of the instruction

ABS,X ABS,Y • ABSOLUTE INDEXED — The EA is formed by adding the index to the second byte and third bytes of the instruction.

Z.PAGE,X Z.PAGE,Y • ZERO PAGE INDEXED — The second byte of the instruction is added modulus 8 to the index (X or Y) to form the lower order 8 bits of the EA. High-order 8 bits are zero — same as Zero Page Addressing.

Z.PAGE,X Z.PAGE,Y • ZERO PAGE INDEXED — The second byte of the instruction is added modulus 8 to the index (X or Y) to form the lower order 8 bits of the EA. High-order 8 bits are zero — same as Zero Page Addressing.

A • ACCUMULATOR — One byte instruction operating on the accumulator.

Font: Leroy Lettering via Coniglio Sublime

(IND,X) • INDEXED INDIRECT — The X index is added modulo 8 to the second byte of the instruction. The result points to a zero page address that contains the 8 lower bits of the EA. The next byte contains the 8 high order bits of the EA.

(IND,Y) • INDIRECT INDEXED — The second byte of the instruction points to a zero page location. The Y index is added to the contents of this location which operation forms the 8 lower order bits of the EA. The carry from this operation is added to the contents of the next zero page location to form the 8 higher-order bits of the EA.